

GRL

GRANITE RIVER LABS



DisplayPort Compliance Test Update



Granite River Labs
Technical Lead of DisplayPort, Jerry Sung

jsung@graniteriverlabs.com

May 21st, 2018

Agenda



- **DP/DPC 1.4 Compliance Test**
- **DP 1.4 up-to-date requirements**
- **DP/DPC 1.4 Electrical Test Method**

DP/DPC 1.4 Compliance Test



- Test plan depends on device type and supported features.
- Requirements change. Your ATC can keep you up to date.

DPC 1.4	Power Delivery Electrical Tests	
	Power Delivery Protocol Tests (including Device Pin Assignments Verification)	
	VBUS and VCONN Verification	
	PHY Crosstalk Test 2+2 (DP & USB)	
	Billboard Test	
	DP 1.4 (Std, Mini)	DisplayPort Main link Electrical Tests
		DisplayPort Aux channel PHY
		Link Layer Test
		EDID
		Interoperability
		Multi-Stream Transport (MST)

Notes :

1. DP 1.4 silicon must support **Swing level 3**.
2. Rx DPCD Error checking available and functioning via AUX channel.

DP/DPC 1.4 Compliance Test



- Source –
 - All DP 1.2 CTS for HBR2 and lower line rates – follow current program
 - **HBR3 main link PHY compliance – factoring latest PHY subgroup proposal**
 - **Prove link training and functional verification at HBR3**
 - Reference Sinks: RealTek, Mstar
- Sink –
 - All DP 1.2 CTS for HBR2 and lower line rates – follow current program
 - **HBR3 sink jitter tolerance**
 - **Prove link training and functional verification at HBR3**
 - Reference Source: AMD RX480
 - **Symbol error count registers available and functioning via AUX channel (no special programs to access error count)**

DPC requirements information



- DPC certification required USB PD controller TID and related chipset information.

Product name	Silicon Vendor	Model	TID
USB PD Controller	Cypress	CYPD4125	1098024
DP Silicon	Intel	Gemini Lake	N/A
MUX used	Parade	PS8743B-B1	N/A
USB Silicon	Intel	Gemini Lake	N/A

- Pin assignment E must be supports both on Source and Sink.



DP 1.4 up-to-date requirements



■ Requirement of Electrical test

- Tx HBR3 Discovery of the optimized CTLE setting and meeting new eye height and Jitter requirements.

HBR3 TP3_CTLE Waveform EYE Height (EH): $\geq 65\text{mV_diff_pp}$




- Tx HBR2/HBR3 Level and Equalization is going to be tested with Scope using **spectral method**.

DP 1.4 up-to-date requirements



- Requirement of Aux channel Electrical test
 - Additional Aux channel Slew rate test.



AUX Slew Rate (20-80%) $\leq 375\text{mV/ns}$

DP 1.4 up-to-date requirements



■ Requirement of Link Layer

- LT fallback and reduce lane count test will be required test items.

(Reduced Lane Count, Test 1) CR failure on Lane2/3
(Reduced Lane Count, Test 2) CR failure on Lane1/2/3
(Reduced Lane Count, Test 3) Symbol Lock failure on Lane2/3
(Reduced Lane Count, Test 4) Symbol Lock failure on Lane1/2/3
400.1.1 HPD Event Pulse Length Test
400.1.2 IRQ HPD Pulse Length Test
400.1.3 Inactive HPD / Inactive AUX Test
400.2.1 Link Training CR Fallback Test
400.2.2 Link Training EQ Fallback Test

- Chapter 7 of Sink Link Layer Test becomes required test items


7.2.1.1 Sink Organizationally Unique Identifier (OUI)
7.2.1.2 Sink count
7.2.1.3 Sink Status
7.2.1.4 Symbol Error Count
7.2.1.5 Device Identifications
7.2.1.6 Number of Receiver Ports
7.2.1.7 Main Link Channel Coding

- HDCP 2.2 is required to be tested if implemented.
- (upcoming) DP 1.4 LL test will be performed with QD980 or UCD-400.

DP 1.4 HBR3 Source Spectral Test



1. Acquire Waveform
2. Analyze Waveform
3. Support Multi-vendor Oscilloscope.
4. Advantage of the S/W: Run both GRL and test app of scope simultaneously.



'Source Spectral Test' is a New Source (Chap 3) Requirement




GRANITE RIVER LABS

GRL has an Approved VESA MOI we use in the Lab prior to TE Vendors



PHY Source Test 2x2 (DP & USB) with USB Crosstalk



**For USB-C GRL-USB-PD-C2 Combines Type-C PD Control
with DP-AUX Controller to acquire required waveforms
4 Lane Source and 2+2 with xTalk are required by CTS**

DP 1.4 HBR3 Source Spectral Test




The screenshot displays the GRL-DP-Source Software interface with several windows open:

- Setup Configuration:** Shows the Controller dropdown set to GRL-C2 and Unigraf-DPR100.
- Conditions:** Multiple instances showing test configurations for Lane 0, Lane 1, Lane 2, and Lane 3. The SSC (Signal Spread Control) is enabled for all lanes. The HBR3, HBR2, HBR, and RBR tests are selected for Lane 0.
- Select Tests:** A tree view showing the test hierarchy. The 'DisplayPort Tests' section is expanded, showing 'Waveform Acquisitions', 'DisplayPort Tx Tests', 'Signal Processing', 'PRBS7 Tests', 'PLTPAT Tests', and 'Result Analysis'. The 'PLTPAT PreEmphasis Spectral Analysis' tests are selected.
- Report:** A table showing the results of the tests. All tests passed.

No	Test Name	Result	Limits	Value
1	PLTPAT PreEmphasis VT,VNT Extraction (Legacy)	PASS	True/False	True
2	PLTPAT Test F1,F5 Extraction	PASS	True/False	True
3	PLTPAT VTX_OUTPUT_LEVEL0_RATIO (VSLX/VSL0)	PASS	True/False	True
4	PLTPAT VTX_OUTPUT_RATIO (VSL2/VSL1)	PASS	True/False	True
5	PLTPAT VTX_OUTPUT_RATIO (VSL3/VSL2)	PASS	True/False	True
6	PLTPAT VTX_MEQ_LEVEL0_DELTA	PASS	True/False	True
7	PLTPAT VTX_MEQ (P2/P1)	PASS	True/False	True
8	PLTPAT VTX_MEQ (P3/P2)	PASS	True/False	True

1. *Journal of Management Studies*, 1996, 33, 1, 1-14.

For HBR3, Common mode noise of 100 mV_{pp} @ 400 MHz is injected into the lane under test.



**CM Noise is a new Requirement in DP1.4 Sink CTS
(Chapter 4 of CTS) – Implemented in Tektronix BSX MOI**



DisplayPort 1.4 PHY CTS Source & Sink Test Solutions


Featuring GRL as Development Partner



TekScope SX



BERTScope BSX




Compliance Test Points

- **TP1**: at the pins of the transmitter device
- **TP2**: at the test interface on a test access fixture near end
- **TP3**: at the test interface on a test access fixture far end
- **TP3_EQ**: TP3 with equalizer applied
- **TP4**: at the pins of a receiving device


NORMATIVE test points

INFORMATIVE test points




**DP 1.4 CTS Fully Defines TP2 as Normative Test Point
Used for Tethered Sinks and Adapters**

DP1.4 CTS (Draft9) Scope Measurements



**Full List of Source Measurements to be performed
Performed with Tektronix TekExpress SW**



DisplayPort Solutions




***GRL is Development Partner for DP1.4 Sink Test SW for BertScope BSX
MOI has been reviewed and Approved by VESA***

DP1.4 HBR3 PHY CTS (Draft9) Sink Calibration


TekScope




GRL Calibration & Test Software



TP3 ISI Calibration



TP3 CTLE EH Calibration



CM Noise

Setup Shows how CM Noise is Injected
ISI using Artek CLE-1000 tests all data rates with single setup



DP1.4 HBR3 PHY CTS (Draft9) Sink Test




Table 4-13: HBR3/HBR2/HBR TP1/TP3 Crosstalk Settings

Bit Rate	Aggressor Pattern	TP1/TP3 TTC	TP3 Amplitude ^a (mV _{p-p})	Crosstalk Patterns	Comments
HBR3	D24.3	60ps/150ps	300	D24.3 (normative) -or- TPS4 (informative)	TP1 test 20 to 80 target is 40 to 60ps.
HBR2		N/A / 150ps	300	D24.3	
HBR		N/A / 150ps	450	D24.3	

a. Crosstalk amplitude is the same for active cables, tethered DP Sink devices, and recentacle-based DP Sink devices.

Table 4-6: HBR3 TP3_CTLTE Jitter Component Settings^a

Frequency (SJ) (MHz)	TJ (mUI)	ISI ^b (mUI)	RJ _{rms} (mUI)	Approximate SJ _{SWEEP} (mUI)	SJ _{FIXED} at 297MHz ^c (mUI)	Crosstalk ^d (mUI)
2	620	240	13	1013	130	20
10				137		
20				109		
100				100		

a. See DP 1.4a, Figure 3-28.

b. Physical measurement of the end-to-end ISI should be made to verify that it is within 22 to 24dB insertion loss, including all cables, fixtures, and DC blocks.

c. SJ_{FIXED} is adjusted during calibration to achieve target TJ.

d. Crosstalk jitter of 20mUI is assumed (not calibrated on the test fixture) to be generated from the fixed-amount aggressors.

Table 4-3: BER Measurement Test Parameters

Jitter Frequency (MHz)	Number of Bits	Maximum Number of Allowable Bit Errors	Bit Rate	Observation Time (Seconds) ^a	Data Rate Offset
2	10 ¹²	1000	HBR3	123	0
			HBR2	185	
			HBR	370	
			RBR	620	
10	10 ¹¹	100	HBR3	13	+350ppm
			HBR2	19	
			HBR	37	
			RBR	62	
20	10 ¹¹	100	HBR3	13	0
			HBR2	19	
			HBR	37	
			RBR	62	
100	10 ¹¹	100	HBR3	13	0
			HBR2	19	
			HBR	37	

a. To evaluate, the number of bits shall be multiplied by the unit interval (UI) in picoseconds (e.g., for HBR, 10¹¹ bits at HBR = 370ps/UI \times 10¹¹UI = 37 seconds).



Automated testing performed using DP14-SINK-BSX
And Providing Compliance Report

GRL
GRANITE RIVER LABS



DP1.4 HBR3 PHY CTS (Draft9) Sink Test

Conditions

Lane: ☒ Lane 0
☐ Lane 1
☐ Lane 2
☐ Lane 3

Test Point: ☒ TP3
☐ TP2

SSC: ☒ RBR
☒ HBR
☒ HBR2
☒ HBR3

Data Rate: ☒ 2M
☒ 10M
☒ 20M
☒ 100M

Select Tests

- ☒ Eye Height Calibration
- ☒ TP2 Eye Diagram
- ☒ TP3 Eye Diagram
- ☒ DisplayPort Sink Sensitivity
- ☒ Sink Test Pre-Verification
- ☒ DUT Capabilities
- ☒ Frequency Lock
- ☒ Symbol Lock
- ☒ Error Bit Count
- ☒ Sink SensitivityTest
- ☒ Sink Compliance Test
- ☒ Sink Margin Test

Report

Result

No	Test Name	Result	Limits	Value	Lane	Test Point	SSC	Data Rate	Frequency
1	Rise Time Test	PASS	40.0000 < X ...	52.9343 ps	N/A	N/A	N..	N/A	N/A
2	Rj Calibration	PASS	True/False	True	Any	Any	A..	RBR	Any
3	Rj Calibration	PASS	True/False	True	Any	Any	A..	HBR	Any
4	Rj Calibration	PASS	True/False	True	Any	Any	A..	HBR2	Any
5	Rj Calibration	PASS	True/False	True	Any	Any	A..	HBR3	Any
6	Sj Fixed Calibration	PASS	True/False	True	Any	Any	A..	HBR2	Any
7	Sj Fixed Calibration	PASS	True/False	True	Any	Any	A..	HBR3	Any
8	Si Sweep Calibration	PASS	True/False	True	Any	Any	A..	RBR	2M

☐ Plot Calibration Data



Easy to use intuitive User Interface
Same tools and results as GRL Lab for VESA Logo




VBUS and VCONN Verification



Test Steps

1. Use attached test configuration.
2. Apply **1W load** to Vconn and **apply load to VBUS**.
3. Verify that Voltage value meets USB Type-C Specification limits.
Pass/Fail1 VBUS = 4.75V to 5.5V
Pass/Fail2 Vconn = 4.75V to 5.5V
4. Enter DP alt mode.
5. Apply **1.5W load** to Vconn and **apply load to VBUS**.
6. Verify that Voltage value meets DP Alt Mode on USB Type-C Standard requirements.
Pass/Fail1 VBUS = 4.75V to 5.5V
Pass/Fail2 Vconn = 2.7V to 5.5V
7. Exit DP alt mode.
8. Apply **1W load** to Vconn and **apply load to VBUS**.
9. Verify that Voltage value meets USB Type-C Specification limits.
Pass/Fail1 VBUS = 4.75V to 5.5V
Pass/Fail2 Vconn = 4.75V to 5.5V



GRL DisplayPort Test Solutions




- **GRL-USB-PD-C2 - USB Type-C™ and USB Power Delivery Compliance Tester & Analyzer**

- PHY Test Automation for DP-C, TBT3, USB Type-C
- USB PD Tests for DP-C Compliance (**Chap 10 & 11**)
- USB PD 3.0/2.0 and Quick Charge 4
- ... and much more




- **Source Tx PHY Test Automation for Multi-vendor Oscilloscope. (GRL-DP14-SOURCE)**

- DP source spectral and pre-emphasis level testing.
- Automatically acquire/analyze waveform for the testing.



- **Sink PHY Test Automation for the Tektronix BERTScope (GRL-DP14-SINK)**


- Automatically calibrates BERT and Scope to create stressed eye for Sink Jitter Tolerance testing
- 1.4 Draft and 1.2 CTS



BERTScope


Tek Scope

Various Products can get DP logo by GRL



GRL Convenient Locations

4 DisplayPort ATCs, Shanghai is new test Lab of DPATC



Thank You



GRL Japan:

Minoru Yokoyama, Director of Sales

- myokoyama@graniteriverlabs.com

GRL Silicon Valley:

Quintin Anderson, Co-Founder & COO

- qanderson@graniteriverlabs.com

GRL Taiwan:

How Wu, Director of Sales

- hwu@graniteriverlabs.com
- (02)2657-2199

GRL China:

Evan Sun, VP & GM

- esun@graniteriverlabs.com