DisplayPort Compliance Test Update

Technical Lead of DisplayPort, Jerry Sung
jsung@graniteriverlabs.com
May 21st, 2018
Agenda

- DP/DPC 1.4 Compliance Test
- DP 1.4 up-to-date requirements
- DP/DPC 1.4 Electrical Test Method
DP/DPC 1.4 Compliance Test

- Test plan depends on device type and supported features.
- Requirements change. Your ATC can keep you up to date.

<table>
<thead>
<tr>
<th>DPC 1.4</th>
<th>DP 1.4 (Std, Mini)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Delivery Electrical Tests</td>
<td>DisplayPort Main link Electrical Tests</td>
</tr>
<tr>
<td>Power Delivery Protocol Tests (including Device Pin Assignments Verification)</td>
<td>DisplayPort Aux channel PHY</td>
</tr>
<tr>
<td>VBUS and VCONN Verification</td>
<td>Link Layer Test</td>
</tr>
<tr>
<td>PHY Crosstalk Test 2+2 (DP &amp; USB)</td>
<td>EDID</td>
</tr>
<tr>
<td>Billboard Test</td>
<td>Interoperability</td>
</tr>
<tr>
<td></td>
<td>Multi-Stream Transport (MST)</td>
</tr>
</tbody>
</table>

Notes:
1. DP 1.4 silicon must support **Swing level 3**.
2. Rx DPCD Error checking available and functioning via AUX channel.
DP/DPC 1.4 Compliance Test

- **Source** –
  - All DP 1.2 CTS for HBR2 and lower line rates – follow current program
  - HBR3 main link PHY compliance – factoring latest PHY subgroup proposal
  - Prove link training and functional verification at HBR3
    - Reference Sinks: RealTek, Mstar

- **Sink** -
  - All DP 1.2 CTS for HBR2 and lower line rates – follow current program
  - HBR3 sink jitter tolerance
  - Prove link training and functional verification at HBR3
    - Reference Source: AMD RX480
  - Symbol error count registers available and functioning via AUX channel (no special programs to access error count)
DPC requirements information

- DPC certification required USB PD controller TID and related chipset information.

<table>
<thead>
<tr>
<th>Product name</th>
<th>Silicon Vendor</th>
<th>Model</th>
<th>TID</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB PD Controller</td>
<td>Cypress</td>
<td>CYPD4125</td>
<td>1098024</td>
</tr>
<tr>
<td>DP Silicon</td>
<td>Intel</td>
<td>Gemini Lake</td>
<td>N/A</td>
</tr>
<tr>
<td>MUX used</td>
<td>Parade</td>
<td>PS8743B-B1</td>
<td>N/A</td>
</tr>
<tr>
<td>USB Silicon</td>
<td>Intel</td>
<td>Gemini Lake</td>
<td>N/A</td>
</tr>
</tbody>
</table>

- Pin assignment E must be supports both on Source and Sink.
DP 1.4 up-to-date requirements

- **Requirement of Electrical test**
  - Tx HBR3 Discovery of the optimized CTLE setting and meeting new eye height and Jitter requirements.

  ![HBR3 TP3_CTLE Waveform EYE Height (EH): ≥65mV_diff_pp](image)

- Tx HBR2/HBR3 Level and Equalization is going to be tested with Scope using **spectral method**.
DP 1.4 up-to-date requirements

- Requirement of Aux channel Electrical test
- Additional Aux channel Slew rate test.

AUX Slew Rate (20-80%) ≤ 375mV/ns
DP 1.4 up-to-date requirements

- **Requirement of Link Layer**
  - LT fallback and reduce lane count test will be required test items.
  - Chapter 7 of Sink Link Layer Test becomes required test items
  - HDCP 2.2 is required to be tested if implemented.
  - (upcoming) DP 1.4 LL test will be performed with QD980 or UCD-400.
DP 1.4 HBR3 Source Spectral Test

1. Acquire Waveform
2. Analyze Waveform
4. Advantage of the S/W: Run both GRL and test app of scope simultaneously.

‘Source Spectral Test’ is a New Source (Chap 3) Requirement
GRL has an Approved VESA MOI we use in the Lab prior to TE Vendors
PHY Source Test 2x2 (DP & USB) with USB Crosstalk

For USB-C GRL-USB-PD-C2 Combines Type-C PD Control with DP-AUX Controller to acquire required waveforms. 4 Lane Source and 2+2 with xTalk are required by CTS.
DP 1.4 HBR3 Source Spectral Test

GRL-DP-Source Software fully Automates Acquisition and Analysis per GRL’s approved MOI, uses same framework as GRL Sink SW
For HBR3, Common mode noise of 100 mV_{pp} @ 400 MHz is injected into the lane under test.

**CM Noise is a new Requirement in DP1.4 Sink CTS (Chapter 4 of CTS) – Implemented in Tektronix BSX MOI**
DisplayPort 1.4 PHY CTS
Source & Sink Test Solutions
Featuring GRL as Development Partner
Compliance Test Points

• TP1: at the pins of the transmitter device
• TP2: at the test interface on a test access fixture near end
• TP3: at the test interface on a test access fixture far end
• TP3_EQ: TP3 with equalizer applied
• TP4: at the pins of a receiving device

NORMATIVE test points

INFORMATIVE test points

DP 1.4 CTS Fully Defines TP2 as Normative Test Point
Used for Tethered Sinks and Adapters
Full List of Source Measurements to be performed
Performed with Tektronix TekExpress SW
GRL is Development Partner for DP1.4 Sink Test SW for BertScope BSX
MOI has been reviewed and Approved by VESA
DP1.4 HBR3 PHY CTS (Draft9) Sink Calibration

Setup Shows how CM Noise is Injected ISI using Artek CLE-1000 tests all data rates with single setup
DP1.4 HBR3 PHY CTS (Draft9) Sink Test

Automated testing performed using DP14-SINK-BSX
And Providing Compliance Report
DP1.4 HBR3 PHY CTS (Draft9) Sink Test

Easy to use intuitive User Interface
Same tools and results as GRL Lab for VESA Logo
 VB US and VCONN Verification

Test Steps
1. Use attached test configuration.
2. Apply 1W load to Vconn and apply load to VBUS.
3. Verify that Voltage value meets USB Type-C Specification limits.
   - Pass/Fail1 VBUS = 4.75V to 5.5V
   - Pass/Fail2 Vconn = 4.75V to 5.5V
4. Enter DP alt mode.
5. Apply 1.5W load to Vconn and apply load to VBUS.
6. Verify that Voltage value meets DP Alt Mode on USB Type-C Standard requirements.
   - Pass/Fail1 VBUS = 4.75V to 5.5V
   - Pass/Fail2 Vconn = 2.7V to 5.5V
7. Exit DP alt mode.
8. Apply 1W load to Vconn and apply load to VBUS.
9. Verify that Voltage value meets USB Type-C Specification limits.
   - Pass/Fail1 VBUS = 4.75V to 5.5V
   - Pass/Fail2 Vconn = 4.75V to 5.5V
GRL DisplayPort Test Solutions

- **GRL-USB-PD-C2 - USB Type-C™ and USB Power Delivery Compliance Tester & Analyzer**
  - PHY Test Automation for DP-C, TBT3, USB Type-C
  - USB PD Tests for DP-C Compliance *(Chap 10 & 11)*
  - USB PD 3.0/2.0 and Quick Charge 4
  ... and much more

- **Source Tx PHY Test Automation for Multi-vendor Oscilloscope. (GRL-DP14-SOURCE)**
  - DP source spectral and pre-emphasis level testing.
  - Automatically acquire/analyze waveform for the testing.

- **Sink PHY Test Automation for the Tektronix BERTScope (GRL-DP14-SINK)**
  - Automatically calibrates BERT and Scope to create stressed eye for Sink Jitter Tolerance testing
  - 1.4 Draft and 1.2 CTS
Various Products can get DP logo by GRL

Certified products tested by GRL

- DPC Monitor
- DPC C to DP adapter (cable)
- DPC Desktop/NB
- DPC Converter
- DPC External Docking
- DPC Multi-adapter
GRL Convenient Locations
4 DisplayPort ATCs, Shanghai is new test Lab of DPATC
Thank You

GRL Japan:
Minoru Yokoyama, Director of Sales
- myokoyama@graniteriverlabs.com

GRL Silicon Valley:
Quentin Anderson, Co-Founder & COO
- ganderson@graniteriverlabs.com

GRL Taiwan:
How Wu, Director of Sales
- hwu@graniteriverlabs.com
- (02)2657-2199

GRL China:
Evan Sun, VP & GM
- esun@graniteriverlabs.com