



DisplayPort 1.2 Receiver Testing

April 2012





Tektronix[®]

DisplayPort Physical Layer Validation

Automated Transmitter Testing

- Fully automated 17 core DP1.2 Physical Layer TX measurements.
- Comprehensive AUX channel automation through Tektronix DP-AUX interface.
- RF-Switch aware automation permits standalone PVT operation of over 1700 different scope based measurements.



Receiver Testing

- DisplayPort Freq Lock/Symbol Lock/ PRBS7 pattern sequencing
- DP-AUX error counter checks internal error counters through standard DP internal error registers.
- Complete Rx test solution
 - 12.5 GHz BERTScope
 - 12.5 GHz real-time scope
 - ISI board or Active ISI generation for signal impairment
 - DisplayPort plug fixture + DP-AUX controller

Physical Setup

ISI Calibration

RJ calibration

SJ calibration


AC Common Mode calibration

Eye Height Calibration and TJ

RX Testing

Tektronix

DisplayPort Electrical Validation Ecosystem




Thunderbolt Receiver test Diversity

- The display technology interface ecosystem demands a multitude of standards be checked both on Tx and Rx.
- Demands broad test expertise to cover both DisplayPort, HDMI and DP++

DisplayPort 1.2 Sink (Rx) Test Overview

Receiver testing is performed with a Tektronix BSA125C BertScope, DP-AUX controller and Tektronix BSA-ISI Channel board. BER observation times range from 37 seconds to 10.5 minutes depending on the data rate and jitter frequency being tested. A DSA125C 12.5GHz bandwidth oscilloscope is used not only for Tx test automation but also for Rx signal calibration.



$f(SJ)$ [MHz]	$TJ(JTHBR2rx)$ [mUI]	ISI [mUI]	RJ(RMS) [mUI]	Approximate SJ_{SWEEP} [mUI]	SJ_{FIXED} @ 200MHz [mUI]
2	1026	220	16.7	505	100
10	636	220	16.7	116	100
20	624	220	16.7	104	100
100	620	220	16.7	100	100



Receiver Test Electrical Conditions

Stressed Eye Parameter

		RBR	HBR	HBR2
Transition Time Converter (TTC) Value		150ps	150ps	100ps
Bit Rate		1.6Gb/s	2.7Gb/s	5.4Gb/s
Calibration Test Point		TP3	TP3_Eq	TP3_Eq
Test Signal Pattern		PRBS7	PRBS7	HBR2 CompEye
Compliance Channel (CIC)	ISI	570mUI	161mUI	220mUI
R _j (RMS)		8.1mUI	13.5mUI	16.7mUI
S _{JFIXED} @ 200MHz		NA	NA	100mUI
S _{JSWEEP} Approximate	2MHz	981mUI	904mUI	505mUI
	10MHz	111mUI	225mUI	116mUI
	20MHz	80mUI	182mUI	104mUI
	100MHz	NA	168mUI	100mUI
Calibrated Eye Height +/- 10%		46mV	150mV	90mV
SSC	33 KHz,	triangular shaped, 5000 ppm		
Pre-Emphasis		No	No	No
Crosstalk Pattern		D24.3 (quarter rate Clock)		
Crosstalk Amplitude (mV):		134@TP3	700@TP2	700@TP2


Two Tone SJ, with Stationary HFSJ Parked at 200 MHz.

New HFSJ source for fixed 200 MHz SJ as required by DP1.2.



Generator page showing Patterns and capability of generation large amount Crosstalk with differential sub-rate Clock Outputs.

Realtime Scope confirmation of calibration specs (HBR2) in this case, with 640MHz Equalizer Zero



Data Dependent Jitter Variability Introducing BSAITS (BertScope Accessory)

The screenshot displays the BERTScope 12500 interface. The main window is titled "BERTScope 12500" and features a "DPP CONTROL" panel. This panel includes a "FIR FILTER" section with a waveform display and a "Linear Tap Values" graph. A context menu is open over the FIR FILTER section, listing options such as "Help on FIR Filter?", "User Tap Values ...", "Gain/Loss (-5.0 dB) ...", "Preshoot (0.0 dB) ...", "Deemphasis (0.0 dB) ...", "Import Baseline", "Set PCIE Preset (P4)", "Display (Linear Tap Values)", "Format (Graphic)", "Stage (Total Effect)", and "Clear All". The "Display (Linear Tap Values)" option is highlighted. The FIR FILTER section also includes buttons for "PG CLOCK", "PG DATA", "CLOCK MULT.", "CLOCK DBLR.", and "EYE OPNR.", along with various settings like "Data Rate: 8.000 GHz", "Freq: 8.0 GHz", "Eq: 8.0 dB", and "De-Emphasis: -1.0 dB".

To the right of the BERTScope interface is the "ITSControl" window, which displays system information for the BSAITS125 accessory. The information includes: System: BSAITS125, Serial Number: 2011T1391, Option: 1, Build Date: 11/28/2011, Cal Date: 12/07/2011, sParam Prefix: ZZZZZ, CalDescr Version: 1.000, and SParam Data: Valid. Below this information are two sections for "Primary Path" and "Secondary Path", each with radio buttons for different dB values: Bypass, 12 dB, 15 dB, 22 dB (selected), Ext. ISI 1, and Ext. ISI 2. The "Device Status" is shown as "Primary 22 dB".

Through an automated selection of fixed ISI traces in the BSAITS instrument augmented with fine (m dB) controls the DPP FIR filter a continuously variable high precision ISI source is provided.





DisplayPort 1.2 Sink (Rx) Test Observation Time

Four Principal Test Frequencies at 2, 10, 20 and 100 MHz SJ

Table 4-1: Test Parameters for BER Measurement

Data Rate	Jitter Frequency	Number of Bits	Max Num of Bit Errors Allowable	Observation Time ¹ (seconds)	Data Rate Offset
<i>HBR2</i> <i>HBR</i> <i>RBR</i>	<i>2 MHz</i>	<i>10¹²</i>	<i>1000</i>	<i>HBR2 =185s</i> <i>HBR=370s</i> <i>RBR=620s</i>	<i>0</i>
<i>HBR2</i> <i>HBR</i> <i>RBR</i>	<i>10 MHz</i>	<i>10¹¹</i>	<i>100</i>	<i>HBR2=19s</i> <i>HBR=37s</i> <i>RBR=62s</i>	<i>+350ppm</i> <i>+350ppm</i> <i>+350ppm</i>
<i>HBR2</i> <i>HBR</i> <i>RBR</i>	<i>20 MHz</i>	<i>10¹¹</i>	<i>100</i>	<i>HBR2=19s</i> <i>HBR=37s</i> <i>RBR=62s</i>	<i>0</i>
<i>HBR2</i> <i>HBR</i>	<i>100 MHz</i>	<i>10¹¹</i>	<i>100</i>	<i>HBR2=19s</i> <i>HBR=37s</i>	<i>0</i>
<i>To evaluate multiply number of bits by the unit interval in ps. (i.e. for HBR: 10¹¹ bits at HBR = 370ps/UI * 10¹¹ UI = 37 seconds</i>					

Complete Tektronix DisplayPort Instrument Portfolio

<p>Receiver/Sink Tests (Compliance) DP-Sink- Receiver jitter (synthesized ISI) and amplitude sensitivity compliance and margin test. To 6Gbps</p>	<p>AWG7122B with Opt.1, 6 and 8 SerialXpress Digital Signal Generation + DP-AUX controller + TekExpress DP-Sink SW (currently automates DP 1.1)</p>	
<p>Receiver/Sink Tests (Characterization) Receiver Silicon characterization and compliance testing capability to 26Gbps</p>	<p>BSA125C with JMAP and SSC and HW Options DPP 125A and CR125A provide support for future bit-rates (12-26G) with a unique portfolio of Scope and Bert combined features.</p>	
<p>DP Channel Tests Source and Sink electrical channel performance, Crosstalk, Impedance and return loss. High Dynamic Range instrument</p>	<p>DSA8300 80E10 TDR Sampling Module for DSA8200 Sampling Scope S-Parameter Analysis Software 80SICON Software</p>	
<p>Cable Tests Cable crosstalk, skew and frequency domain measurements, sdd21, sdd11.</p>	<p>DSA8300 4X 80E08 TDR Sampling Module for DSA8300 Sampling Scope</p>	
<p>Transmitter/Source Tests Signal timing stability and SSC analysis, Transmitter AC parametric, Jitter, Amplitude.</p>	<p>DSA71254C DPOJET Jitter Analysis software SMA Adapters TCA-SMA 2 per scope Differential SMA Probe P7313SMA (optional) + DP-AUX controller + DP12 (Sw Option)</p>	