

Display Port Physical Layer Testing Challenges



Agilent Technologies Testing Overview

Jim Choate



Presentation Topics

Display Technologies Overview Testing DisplayPort (TX focus) DisplayPort Compliance Testing and Program Agilent DisplayPort solutions





Overview: DisplayPort Technology



	Comp	outing	Consumer Electronics	Portables
		GPU C		
Sta	Indard		MYDP	
DIS	playPort	eDP	iDP	MYDP
Type Lanes	Box-to-Box	One Unit (laptops, games)	LVDS replacement intern	al Portable-to-TV
Bit Rate	1.62, 2.7, 5.4	1.62, 2.7,5.4	3.24 or 3.78	1.62, 2.7,5.4
Version	V1.2	V1.3	V1.1	V1.0 d2
Status	Early Silicon	Newly Proposed CTS	Test Guideline	Silicon November



DP Technology: Main Link Lanes

Silicon structures:

- Structure leveraged from PCI Express
- Implementable on sub 65nm process
- Termination Voltage must be <2volts (internal to IC)

Receiver

• PLL BW=10MHz effective. Jitter tolerance curve specified.

Data Rate

- 1.62 Gbs (RBR)
- 2.7 Gbs (HBR) [units supporting HBR must support RBR]
- 5.4Gbs (HBR2) [units supporting HBR2 must support HBR and RBR]



DisplayPort Technology: Interface Overview



- □ 1 to 4 unidirectional high speed lanes
 - Fixed data rate independent of display raster (refresh)
- □ Auxiliary channel for link communication and auxiliary data flow
 - Link Setup and Maintenance (1Mb/s Manchester II)
 - USB 2.0 Transport (Fast AUX -540Mb/s standard 8b/10b)

Auto detect of cable plug/unplug



DisplayPort Technology: Interface Overview



- □ 3 Different Data Rates: 1.62, 2.7, 5.4 Gbs
- □ 4 Tx Level Settings: 400, 600, 800, 1200 mV (nominal)
- □ 4 Tx Pre Emphasis Settings: 0, 3.5, 6, 9.5 dB (nominal)
- □ 4 Tx Post Cursor Settings
- Optional Spread Spectrum Clocking



DP Technology: AUX Channel, DPCD

- Designated Control Link lane called 'the AUX Channel' specified. Operates at 1Mbs and is used in Link Training and Link Management and is Bidirectional Half Duplex.
- The Transmitter is the master.
- Receiver gains attention by pulling down on the Hot Plug Detect line.







DisplayPort vs HDMI... a Comparison

	HDMI	DisplayPort
Market	HDTV/Gaming	PCs
Technology	TMDS (8B/10B)	PCI-Express/New (8B/10B)
Configuration	4 Ianes (3 Data, 1 Ck) Differential, DC coupled	1, 2, or 4 lanes (Embedded Clock) Differential, AC coupled
Bit Rate	250Mbs to 3.4Gbs per lane	1.62, 2.7, or 5.4Gbs
Tx/Rx Negotiation	EDID/DDC	Aux Channel
Compliance	Authorized Test Centers	Qualified Test Houses
Ownership	HDMI.org	VESA
Std/Royalty	Closed/Yes	Open/No
Driving Need	HDTV and HDCP	Margin, embedded application
Models	External	External, internal, and Embedded



DisplayPort Source Testing

- 1. 3-1: Eye Diagram
- 2. 3-2: Level (Non PE)
- 3. 3-3: Pre-Emphasis Level
- 4. 3-4: Inter Pair Skew
- 5. 3-11: Non ISI Jitter
- 6. 3-12: RJ/ Total Jitter
- 7. 3-14: Main Link Frequency
- 8. 3-15: SSC Modulation Frequency
- 9. 3-16: SSC Modulation Depth





feren

a

U7232B DP TX test sw speeds up testing (1)



Automated SW Speeds Up Testing (2)



DP TX Test Demo

Task Flow	Set Up Select Tests Config	ure Connect Run Tests Automation	Results Html Report
Set Up	DisplayPort Compliant Source Tests Setup	ce Test Application	
Select Tests Configure	Test Specification 1.2 Show Normative Tests	Test Selection Physical Layer Tests Link Layer Phy Change Tests AUX PHY and Inrush Tests Only	Test Setup Test Setup Incomplete.
Connect V Run Tests	DisplayPort Test Cont Select Script: c:\P Enable Automatior	troller AgilentW2642	Browse Launch GUI

✓ 0 Tests Follow instructions to describe your test environment

Connection: UNKNOWN

DisplayPort AUX Channel Testing

- 1. 8-1: AUX Eye Test
- 2. 8-2: AUX Sensitivity
- 3. 8-3: AUX- Termination
- 4. 8-4: AUX+ Termination
- 5. 8-5: Inrush Current

More tests coming for Fast AUX mode





AUX Channel Testing added for CTS 1.1a but never made it to ATCs.

Testing DisplayPort Transmitters

Patterns Used:

- RBR/HBR: PRBS7 and D10.2
- HBR2: HBR2 CPAT: long pattern of coded 0's
 - D10.2: (half clock)
 - PLTPAT: +5 clock
 - PCTPAT: 3x (5 ones, 5 zeros), 8x (1-1-0-0), 9x (1-0)





Testing

32 Total!

Test Eve Diagram	Sub Item	Bit Rate	Pattern Required	Swing	PE	PC2	SSC	Lane
	RBR	1.62	PRBS7	2	0	0	all	all
	HBR	2.7	PRBS7	2	0	0	all	all
	HBT (informative) embed channel							
	CTLE	2.7	ComPat 2520	user	user	0	all	all
	HBR2 embed std channel CTLE	5.4	ComPat 2520	user	user	0	all	all
	HBR2 embed zero channel CTLE	5.4	ComPat 2520	user	user	0	all	all

Pre Emphasis Level Verification		312	Total!				
				max			
	4.62	55567	•	between	•	. 0	. 11
RBR non transition 1	1.62	PRBS7	0	0-3 max from	0	all	all
RBR non transition 2	1.62	PRBS7	1	0-2	0	all	all
RBR non transition 3	1.62	PRBS7	2	max of 0-1	0	all	all
RBR 0 dB PreEmphasis	1.62	PRBS7	0	0	0	all	all
RBR 0 dB PreEmphasis	1.62	PRBS7	1	0	0	all	all
RBR 0 dB PreEmphasis	1.62	PRBS7	2	0	0	all	all
RBR 0 dB PreEmphasis	1.62	PRBS7	3	0	0	all	all
RBR PE Delta 0-1	1.62	PRBS7	0	0-1;	0	all	all
RBR PE Delta 0-2	1.62	PRBS7	0	1-2;	0	all	all
RBR PE Delta 0-3	1.62	PRBS7	0	2-3;	0	all	all
RBR PE Delta 1-1	1.62	PRBS7	1	0-1;	0	all	all
RBR PE Delta 1-2	1.62	PRBS7	1	1-2;	0	all	all
RBR PE Delta 2-1	1.62	PRBS7	2	0-1	0	all	all



Source Test Setup (one lane)



With Probe Amp and N5380A probe head



Direct A-B connection: no probe Amp or probe head





Display Port transmitter test challenges

- Transmitter test cases can be significant
- In the most complex case there are 100s of test cases
- Full test coverage of all test cases will take hours
- Determining test requirements for all required tests can be error prone if done manually

Agilent's answer to test challenges

- User selects DUT attributes
- Compliance test sw will build a test plan
- Testing will progress through matrix
- If test is interrupted user can decide to continue where it stopped. All required tests will be selected and run by sw.



Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	▼ 5.4 Gbps	Disabled
C 2 Lanes	2.7 Gbps	C Enabled
4 Lanes	✓ 1.62 Gbps	C Both
	Level	Pre-emphasis
	Swing 0	Pre-emphasis
	Swing 1	Pre-emphasis
	Swing 2	Pre-emphasis 2
	Swing 3	Pre-emphasis

Common Failures/Issues

- Transmission path at 5.4Gbps
 - Hosts have the biggest challenge due to path length
 - At 5.4Gbps losses due to FR4 can hurt
 - Tuning for power consumption makes margins even tighter
- Aux channel SQ testing
 - Until now not much has been done here and many designs will have some signal quality issues
 - Causes interop issues, especially with long cables)
- Baseband/link layer support for testing
 - This is a HUGE issue. Many products are NOT testable due to no hw or sw support for test modes and/or aux channel controllers.





Another Measurement Issue: Realtime De-Embedding

In performing a one block de-embed, the transmitter's output impedance is assumed to be 50 ohms. This assumption will disallow accounting for the interaction between the device to be de-embedded and the transmitter. This demo shows what the implications are and that InfiniiSim does account for interactions between blocks.

















One-box Solution for Cable/Connector Compliance Test



E5071C ENA Network Analyzer Option TDR



Horizontal / Vertical Controls

Parameter Selection



Virtual Bit Pattern Generator Eye Result

- > All required TDR and S parameters in **one screen** for completer device characterization
- Dedicated setup file for FREE
- > Eye diagram simulation available without additional pattern generators

For more detail about the E5071C Option TDR, visit http://agilent.com/find/ena-tdr







DP AUX Channel Validation

- ≻New for compliance testing for DP 1.2
- ≻Key operation for automation
- Key functionality for interoperability and interoperability testing



